Emmanuel Puerto
0037a6c574
RISC-V: Add RV32E / FPU support for GCC ( #140 )
...
* Change vPortSetupTimerInterrupt in order to have 64bits access on rv64
* Support RV32E - RISC-V architecture (GCC)
Signed-off-by: Emmanuel Puerto <emmanuel.puerto@sifive.com>
* Support FPU - RISC-V architecture (GCC)
Signed-off-by: Emmanuel Puerto <emmanuel.puerto@sifive.com>
* Fix interrupt managment and FPU initialization
2020-09-09 11:06:16 -07:00
..
2020-08-20 14:59:28 -07:00
2020-08-20 14:59:28 -07:00
2020-08-20 14:59:28 -07:00
2020-08-20 14:59:28 -07:00
2020-08-21 11:30:39 -07:00
2020-08-21 11:30:39 -07:00
2020-08-20 14:59:28 -07:00
2020-08-21 11:30:39 -07:00
2020-08-21 11:30:39 -07:00
2020-08-21 11:30:39 -07:00
2020-08-28 14:19:31 -07:00
2020-08-21 11:30:39 -07:00
2020-08-20 14:59:28 -07:00
2020-08-20 14:59:28 -07:00
2020-08-20 14:59:28 -07:00
2020-08-20 14:59:28 -07:00
2020-08-28 14:17:29 -07:00
2020-08-20 14:59:28 -07:00
2020-08-20 14:59:28 -07:00
2020-08-20 14:59:28 -07:00
2020-08-20 14:59:28 -07:00
2020-08-20 14:59:28 -07:00
2020-08-20 14:59:28 -07:00
2020-08-20 14:59:28 -07:00
2020-08-20 14:59:28 -07:00
2020-08-20 14:59:28 -07:00
2020-08-20 14:59:28 -07:00
2020-08-20 14:59:28 -07:00
2020-08-20 14:59:28 -07:00
2020-08-20 14:59:28 -07:00
2020-08-20 14:59:28 -07:00
2020-08-20 14:59:28 -07:00
2020-08-20 14:59:28 -07:00
2020-08-20 14:59:28 -07:00
2020-08-20 14:59:28 -07:00
2020-09-09 11:06:16 -07:00
2020-08-20 14:59:28 -07:00
2020-08-24 15:32:45 -07:00
2020-08-24 15:32:45 -07:00
2020-08-24 15:32:45 -07:00
2020-08-24 15:32:45 -07:00
2020-08-20 14:59:28 -07:00
2020-08-20 14:59:28 -07:00
2020-08-20 14:59:28 -07:00