Richard Barry
|
b51529a284
|
Update version number ready for next release.
|
2019-05-11 01:47:37 +00:00 |
|
Richard Barry
|
84377442fc
|
Added portMEMORY_BARRIER() implemented as __asm volatile( "" ::: "memory" ) into ARM GCC ports to assist with link time optimisation.
|
2019-04-21 20:15:34 +00:00 |
|
Richard Barry
|
606845492b
|
Fix potential memory leak in the Win32 FreeRTOS+TCP network interface initialisation sequence.
Introduce portMEMORY_BARRIER() macro to assist with memory access ordering when suspending the scheduler if link time optimization is used.
|
2019-04-17 17:16:04 +00:00 |
|
Richard Barry
|
58ba10eee8
|
Update version number in readiness for V10.2.0 release.
|
2019-02-17 22:36:16 +00:00 |
|
Richard Barry
|
b2b1b09ea5
|
Fix bug in core_cm3.c atomic macros.
Rename the portable/GCC/RISC-V-RV32 directory to just RISC-V as also adding support for 64-bit cores.
|
2019-02-16 01:08:38 +00:00 |
|