Commit Graph

Select branches

Hide Pull Requests

main

smp

#10

#1000

#1002

#1003

#1004

#1005

#1006

#1007

#1008

#1009

#101

#1010

#1011

#1016

#1017

#1018

#102

#1020

#1021

#1022

#1023

#1024

#1025

#1026

#1027

#1028

#1029

#103

#1030

#1031

#1032

#1033

#1034

#1035

#1036

#1037

#1038

#1039

#104

#1040

#1041

#1042

#1043

#1044

#1045

#1046

#1047

#1048

#1049

#1051

#1052

#1055

#1056

#106

#1060

#1061

#1062

#1065

#1065

#1067

#1069

#1071

#1072

#1074

#1075

#1079

#108

#1080

#1081

#1082

#1083

#1084

#1085

#1085

#1088

#1089

#109

#1090

#1092

#1093

#1094

#1095

#1096

#1097

#1098

#1099

#11

#110

#1100

#1101

#1103

#1104

#1105

#1106

#1107

#1109

#1110

#1111

#1112

#1113

#1116

#1117

#1118

#1119

#112

#1122

#1123

#1124

#1125

#1127

#1129

#113

#1131

#1132

#1133

#1135

#1135

#1136

#1137

#1138

#1139

#114

#1140

#1141

#1143

#1144

#1145

#1146

#1147

#1148

#1149

#115

#1150

#1152

#1153

#1154

#1154

#1156

#1157

#1158

#1161

#1162

#1164

#1166

#1168

#1169

#117

#1170

#1174

#1175

#1176

#1177

#1178

#1179

#118

#1180

#1181

#1182

#1183

#1185

#1189

#1190

#1191

#1192

#1193

#1194

#1195

#1196

#1197

#1198

#12

#120

#1201

#1203

#1206

#1207

#1208

#1209

#121

#1211

#1212

#1214

#1215

#1216

#1218

#1219

#122

#1221

#1222

#1223

#1224

#1225

#1226

#1227

#1228

#1229

#123

#1230

#1231

#1232

#1233

#1234

#1237

#1238

#124

#1240

#1241

#1243

#1245

#1247

#1248

#1249

#125

#1250

#1251

#1253

#1254

#1255

#1256

#1257

#1258

#126

#1260

#1261

#1262

#1264

#1267

#127

#1270

#1271

#1272

#1274

#1276

#1278

#128

#1280

#1281

#1281

#1282

#1282

#1283

#1284

#1286

#1287

#1288

#1289

#1289

#129

#1290

#1291

#1292

#1294

#1297

#130

#1300

#1300

#1301

#1302

#1302

#131

#132

#133

#134

#135

#136

#137

#138

#14

#140

#141

#142

#143

#144

#145

#146

#147

#148

#149

#15

#150

#151

#152

#153

#156

#157

#158

#16

#160

#161

#162

#163

#166

#168

#169

#17

#170

#171

#172

#173

#174

#177

#178

#179

#18

#181

#182

#183

#184

#185

#186

#187

#188

#19

#190

#191

#192

#193

#194

#195

#196

#197

#198

#199

#20

#200

#201

#202

#203

#205

#206

#207

#208

#209

#21

#210

#212

#213

#214

#215

#216

#217

#219

#22

#220

#221

#223

#224

#225

#226

#227

#228

#23

#230

#231

#232

#233

#235

#236

#237

#238

#239

#24

#240

#241

#242

#243

#244

#245

#246

#248

#249

#25

#250

#253

#255

#256

#258

#259

#26

#260

#262

#263

#264

#265

#266

#267

#269

#27

#270

#271

#272

#273

#274

#275

#276

#277

#278

#279

#28

#280

#281

#282

#282

#283

#284

#285

#286

#287

#288

#289

#29

#290

#291

#292

#293

#294

#295

#296

#298

#3

#30

#300

#301

#302

#303

#304

#305

#306

#308

#309

#31

#310

#313

#314

#315

#317

#318

#32

#320

#321

#322

#323

#324

#325

#326

#327

#328

#329

#330

#332

#333

#334

#335

#336

#337

#338

#34

#340

#341

#342

#343

#344

#345

#346

#348

#350

#351

#352

#353

#354

#355

#356

#357

#359

#36

#360

#361

#362

#363

#364

#366

#366

#367

#368

#369

#371

#372

#373

#374

#375

#376

#378

#38

#380

#381

#382

#384

#385

#386

#387

#388

#390

#391

#392

#393

#394

#395

#398

#399

#4

#40

#400

#401

#402

#403

#405

#407

#408

#409

#41

#410

#411

#412

#413

#416

#417

#418

#420

#421

#422

#424

#425

#426

#427

#428

#429

#43

#430

#431

#432

#433

#434

#435

#436

#437

#438

#439

#44

#440

#441

#443

#444

#445

#446

#448

#449

#451

#452

#453

#454

#455

#456

#457

#458

#459

#46

#460

#461

#462

#463

#464

#465

#465

#467

#469

#47

#470

#471

#471

#472

#473

#474

#475

#478

#479

#48

#480

#481

#482

#483

#484

#485

#486

#487

#488

#489

#49

#490

#491

#493

#494

#496

#497

#498

#499

#5

#50

#500

#501

#504

#505

#506

#507

#508

#509

#51

#512

#513

#514

#516

#517

#518

#52

#520

#521

#523

#524

#525

#528

#530

#532

#533

#535

#536

#537

#538

#539

#54

#540

#542

#543

#544

#546

#547

#548

#549

#55

#550

#552

#555

#556

#559

#56

#560

#561

#562

#563

#567

#568

#57

#570

#571

#572

#574

#575

#576

#577

#578

#579

#580

#581

#582

#583

#584

#585

#586

#587

#588

#589

#59

#590

#591

#592

#595

#596

#597

#598

#600

#601

#602

#603

#607

#608

#608

#61

#610

#611

#613

#614

#616

#618

#619

#62

#620

#621

#624

#625

#626

#627

#629

#63

#630

#631

#633

#634

#635

#636

#637

#639

#64

#640

#641

#642

#644

#645

#649

#65

#650

#651

#652

#653

#653

#658

#659

#660

#662

#663

#664

#665

#666

#667

#668

#669

#67

#670

#673

#674

#675

#676

#677

#679

#680

#681

#682

#683

#685

#686

#688

#689

#69

#690

#691

#692

#693

#694

#695

#696

#698

#699

#7

#700

#702

#703

#704

#705

#706

#707

#708

#709

#71

#711

#712

#713

#715

#716

#717

#719

#72

#720

#721

#722

#723

#724

#725

#726

#727

#728

#73

#730

#732

#733

#734

#735

#736

#737

#738

#739

#741

#742

#743

#744

#745

#746

#747

#748

#749

#75

#750

#751

#754

#755

#756

#758

#759

#760

#761

#762

#763

#764

#765

#766

#768

#769

#77

#770

#771

#773

#774

#775

#776

#777

#778

#779

#78

#780

#781

#782

#783

#784

#785

#786

#787

#789

#79

#790

#791

#793

#794

#795

#796

#797

#798

#799

#8

#80

#800

#801

#802

#803

#804

#805

#806

#807

#808

#809

#81

#810

#812

#813

#814

#815

#816

#817

#818

#819

#82

#820

#821

#822

#823

#824

#827

#828

#829

#83

#830

#831

#832

#833

#835

#836

#837

#838

#839

#84

#840

#841

#842

#843

#844

#845

#846

#847

#848

#849

#85

#850

#851

#852

#853

#855

#856

#857

#858

#859

#86

#860

#861

#862

#863

#864

#865

#866

#867

#868

#869

#87

#870

#871

#872

#873

#874

#875

#876

#877

#878

#879

#88

#880

#881

#882

#883

#884

#885

#886

#887

#888

#89

#890

#891

#893

#894

#895

#896

#897

#898

#899

#9

#900

#901

#902

#903

#909

#910

#911

#912

#913

#914

#916

#919

#92

#920

#921

#922

#923

#924

#925

#926

#927

#931

#932

#933

#934

#935

#937

#938

#939

#94

#940

#941

#942

#943

#944

#945

#946

#947

#948

#949

#95

#950

#951

#952

#953

#954

#957

#958

#959

#96

#960

#961

#962

#963

#964

#965

#966

#967

#968

#969

#969

#970

#971

#972

#973

#974

#975

#976

#977

#978

#979

#980

#981

#982

#983

#984

#985

#987

#988

#989

#99

#991

#992

#994

#995

#996

#998

#999

BackupPoints

PartialReleases

V10.0.0

V10.0.1

V10.1.0

V10.1.1

V10.2.0

V10.2.1

V10.3.0

V10.3.0-kernel-only

V10.3.1-kernel-only

V10.4.0-kernel-only

V10.4.1-kernel-only

V10.4.2

V10.4.3

V10.4.3-LTS-Patch-1

V10.4.3-LTS-Patch-2

V10.4.3-LTS-Patch-3

V10.4.4

V10.4.5

V10.4.6

V10.5.0

V10.5.1

V10.6.0

V10.6.1

V10.6.2

V11.0.0

V11.0.1

V11.1.0

V11.2.0

V202110.00-SMP

V4.0.1

V4.0.2

V4.0.3

V4.0.5

V4.1.0

V4.1.1

V4.1.2

V4.1.3

V4.2.0

V4.2.1

V4.3.0

V4.3.1

V4.4.0

V4.5.0

V4.6.1

V4.7.0

V4.7.1

V4.7.2

V4.8.0

V5.0.0

V5.0.2

V5.0.3

V5.1.2

V5.2.0

V5.3.0

V5.3.1

V5.4.1

V5.4.2

V6.0.0

V6.0.1

V6.0.3

V6.0.4

V6.0.5

V6.1.0

V6.1.1

V7.0.0

V7.0.1

V7.0.2

V7.1.0

V7.1.1

V7.2.0

V7.3.0

V7.4.0

V7.4.1

V7.4.2

V7.5.0

V7.5.1

V7.5.2

V7.5.3

V7.6.0

V8.0.0

V8.0.0-rc1

V8.0.0rc1

V8.0.1

V8.1.0

V8.1.1

V8.1.2

V8.2.0

V8.2.0-rc1

V8.2.0rc1

V8.2.1

V8.2.2

V8.2.3

V9.0.0

V9.0.0-rc1

V9.0.0-rc2

V9.0.0rc1

V9.0.0rc2

Mono Color

• ce576f3683 First Official Release of ARMV8M Support. This release removes Pre-Release from all the ARMv8M files licensees. Gaurav Aggarwal 2019-02-19 02:30:32 +00:00
• 58ba10eee8 Update version number in readiness for V10.2.0 release. Richard Barry 2019-02-17 22:36:16 +00:00
• 55ad3861c5 Sync the Renesas port to AFR Git Repo Gaurav Aggarwal 2019-02-17 01:27:16 +00:00
• 0de2a2758a Fix definition of tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE Gaurav Aggarwal 2019-02-17 01:24:58 +00:00
• 2c88fb7fa1 Fix build failure when dynamic allocation is not enabled. Gaurav Aggarwal 2019-02-16 20:21:47 +00:00
• 6844bef74f Replace the pdf RISC-V documentation with links to the documentation web pages. Richard Barry 2019-02-16 01:15:33 +00:00
• b2b1b09ea5 Fix bug in core_cm3.c atomic macros. Rename the portable/GCC/RISC-V-RV32 directory to just RISC-V as also adding support for 64-bit cores. Richard Barry 2019-02-16 01:08:38 +00:00
• 3153131fa7 Add Dornerworks attribution to makefiles that build the Freedom Studio RISC-V project. Richard Barry 2019-02-12 02:43:28 +00:00
• 7e08fd6d07 Add makefiles that build the FreedomStudio project (provided by Dornerworks - thanks). Richard Barry 2019-02-11 19:44:13 +00:00
• fb73829148 Ensure eTaskGetState() is brought in automatically if INCLUDE_xTaskAbortDelay is set to 1, as it is a dependency of eTaskGetState(). Added the portTASK_FUNCTION_PROTO macros around the timer task, as the macros are already used by the idle task. Add a PDF of the RISC-V documentation into the repo as the web page is not yet live. Richard Barry 2019-02-08 01:18:08 +00:00
• df5952f655 Add xTaskGetIdleRunTimeCounter() API function to return the run time stats counter for the idle task - useful for POSIX time implementations. Richard Barry 2019-01-21 23:39:48 +00:00
• 817783d75c Copyright updates from Cadence. Gaurav Aggarwal 2019-01-16 19:01:25 +00:00
• a4941ac5db Update main.c() for the WIN32-MingW project so the trace recorder is initialized even when the simple blinky demo is used - otherwise the trace recorder causes an exception as it is used without first being initialized. Richard Barry 2019-01-07 19:40:13 +00:00
• 80df5cd517 Update the pin mux setup on the Vega board demo to enable the LED. Richard Barry 2018-12-31 20:14:34 +00:00
• 11d9c440b8 Move the 'generic' version of freertos_risc_v_chip_specific_extensions.h back to a sub-directory as having it in the RISC-V port's base directory was causing SoftConsole to pick up the wrong version (for an unknown reason). Add a project for the Vega board's RI5CY core. Richard Barry 2018-12-31 18:19:52 +00:00
• e2af102c80 Re-org of RISC-V file structure and naming step 2. Richard Barry 2018-12-30 23:53:47 +00:00
• 818eeccc0c Re-org of RISC-V file structure and naming step 1. Richard Barry 2018-12-30 23:20:26 +00:00
• 3474e750fa Create folder to hold RISC-V chip specific extensions. Richard Barry 2018-12-30 23:15:37 +00:00
• db750d0c82 Update RSIC-V port layer after testing saving and receiving of chip specific registers. Richard Barry 2018-12-30 23:11:40 +00:00
• 60b133b2c6 Move the RISC-V pxPortInitialiseStack() implementation to the assembly port file from the C port file so it can have access to the number of chip specific registers it needs to save space for on the stack. Richard Barry 2018-12-30 20:00:43 +00:00
• 911a1de273 Correct accidental deletion in GenQTest.c. Richard Barry 2018-12-28 03:38:27 +00:00
• d369110167 Allow the size of the stack used by many of the standard demo/test tasks to be overridden by FreeRTOSConfig.h settings. Update the Freedom Studio RISC-V project so the 'full' build configuration is now functional. Richard Barry 2018-12-28 00:44:18 +00:00
• 178fe4f143 Update the Freedom Studio RISC-V project so the gdbinit options are now specified on the command line. Richard Barry 2018-12-27 04:57:49 +00:00
• e5daf23d75 Update Freedom Studio RISC-V demo for the latest GCC RISC-V port - not yet tested. Richard Barry 2018-12-27 04:34:08 +00:00
• 80f6f3e59b Retarget Softconsole RISC-V demo from IGLOO2 to Renode as it can have more RAM and therefore have more test tasks running. Richard Barry 2018-12-24 17:48:10 +00:00
• ce36928ea8 Rename directories in the RISC-V port. Richard Barry 2018-12-24 17:37:02 +00:00
• 2181c0375e Backup Microsemi Renode project before adding a build configuration for the target hardware. Richard Barry 2018-12-19 02:56:13 +00:00
• 8d213b42f2 Add vTimerSetReloadMode() calls to the code coverage tests. Richard Barry 2018-12-17 23:19:23 +00:00
• 6edabbe7ea Update the the MPU simulator project to exercise the timer API. Richard Barry 2018-12-17 22:06:58 +00:00
• 148f588f56 Remove "FromISR' functions from the list of functions that switch to a privileged mode as IRQs are privileged already. Add the vTimerSetReloadMode() API function. Richard Barry 2018-12-17 22:04:18 +00:00
• 8285ca6b5f Update RISC-V_IGLOO2_Creative_SoftConsole demo to make use of new RISC-V porting layer structure and exercise some external interrupts - all tests currently passing in Renode. Richard Barry 2018-12-17 00:01:36 +00:00
• 101806906d Rework RISC-V portASM.S to make it easier to add in chip specific RISC-V extensions and accommodate chips that don't include the CLINT. Richard Barry 2018-12-16 23:59:49 +00:00
• 7cc42b2ab6 Save changes to the RISC-V port layer before making changes necessary to support pulpino too: + Switch positions of the asm functions used to start the kernel and handle traps to enable one to reference to the other. + Handle external interrupts (working with Renode emulator). + The _sp linker variable is now called __freertos_irq_stack_top. Richard Barry 2018-12-16 20:21:29 +00:00
• 866635d2ad Microsemi RISC-V project: Reorganize project to separate Microsemi code into its own directory. Add many more demo and tests. Richard Barry 2018-12-10 20:55:32 +00:00
• 6b37800ade Backup checkin of MiFive demo running in ReNode emulator. Richard Barry 2018-12-10 05:28:05 +00:00
• 9a136a52df Backup check in of the Microsemi IGLOO2 Creative Board RISC-V demo - still a work in progress. Richard Barry 2018-12-04 01:27:06 +00:00
• 4b9dd38d1c Backup checking of the Freedom Studio RISC-V project - still a work in progress. Richard Barry 2018-12-04 01:25:53 +00:00
• 65f7a2dc19 Update RISC-V port to use a separate interrupt stack. Richard Barry 2018-12-04 01:23:41 +00:00
• e85ea96f78 Some efficiency improvements in Risc-V port. Richard Barry 2018-11-28 19:35:40 +00:00
• dc99300fa9 First task running in RISC-V-Qemu-sifive_e-FreedomStudio demo. Richard Barry 2018-11-24 20:59:07 +00:00
• d0ef322b13 Add kernel code to the RISC-V-Qemu-sifive_e-FreedomStudio demo. Richard Barry 2018-11-24 04:42:20 +00:00
• f7102f2342 Add a starting point for a Freedom Studio Risc V project. Richard Barry 2018-11-24 03:48:55 +00:00
• db64297487 Provide each Risc V task with an initial mstatus register value. Richard Barry 2018-11-20 20:12:35 +00:00
• 8cef339aec Update Risc-V port to use environment call in place of software interrupt - still very much a work in progress. Richard Barry 2018-11-19 06:01:29 +00:00
• baee711cb6 Continue work on Risc V port. Richard Barry 2018-11-06 02:04:28 +00:00
• 74d0d16aab Update xTaskRemoveFromEventList() so when tickless idle is used prvResetNextTaskUnblockTime() only gets called if the scheduler is not locked, as it would get called when the scheduler is unlocked in any case. Richard Barry 2018-11-05 19:35:54 +00:00
• 55ff89373a Update the method used to detect if a timer is active. Previously the timer was deemed to be inactive if it was not referenced from a list. However, when a timer is updated it is temporarily removed from, then re-added to a list, so now the timer's active status is stored separately. Richard Barry 2018-10-24 21:37:59 +00:00
• 6fab2b9e0d Add xTaskGetApplicationTaskTagFromISR(), which is an interrupt safe version of xTaskGetApplicationTaskTagFrom(). Richard Barry 2018-10-08 15:10:18 +00:00
• 1af80854e6 Fix Xtensa project file and some documentation improvements. Gaurav Aggarwal 2018-10-02 23:54:51 +00:00
• c6de0001fa Added uxTaskGetStackHighWaterMark2(), which is the same as uxTaskGetStackHighWaterMark() other than the return type. Allows the task name parameter passed into xTaskCreate() to be NULL. Richard Barry 2018-09-30 21:50:05 +00:00
• e3dc5e934b RISC-V tasks now context switching to each other using taskYIELD() - not fully tested yet. Richard Barry 2018-09-27 17:25:17 +00:00
• 2bcb1ab02b Add trap handler to RISC-V port so there is no dependency on third party code. Richard Barry 2018-09-23 03:52:23 +00:00
• 32f35e9130 RISC-V: Added code to setup the timer interrupt - not tested yet. Added the taskYIELD() implementation - so far just checked it generates an interrupt. Richard Barry 2018-09-12 16:33:05 +00:00
• b11eb3a59c RISC-V work in progress: + Initialise task stack. + Successfully jump to start of first task. Richard Barry 2018-09-10 20:50:05 +00:00
• d6c89bb3a0 V10.1.1 Richard Barry 2018-09-07 23:46:52 +00:00
• 3070037cbf Richard Barry 2018-09-07 23:43:39 +00:00
• 0c0f0d0f8f Minor synching - no functional changes. Richard Barry 2018-09-07 22:24:51 +00:00
• ab49c6ae04 Very minor formatting changes, and remove legacy link to V8 upgrade information. Richard Barry 2018-09-07 21:35:05 +00:00
• 92ae8e7aff Update version numbers ready for release. Richard Barry 2018-09-07 18:13:20 +00:00
• 1a235efd2b Update trace configuration files for the updated trace recorder code. Richard Barry 2018-09-06 18:52:45 +00:00
• be9c0730c3 Update trace recorder code to the latest. Some minor changes to enable the configREMOVE_STATIC_QUALIFIER constant to be used by those debuggers that cannot cope with statics being used. Richard Barry 2018-09-06 03:23:03 +00:00
• 21a8ff35dd Two minor updates in the comments to fix html formatting that was preventing doxygen creating documents correctly. Richard Barry 2018-09-01 02:42:34 +00:00
• 97a686b2e1 Fix mixed tabs and spaces in the latest TCP patches. Richard Barry 2018-08-30 18:25:53 +00:00
• e2750cd388 Case unused return values for memset and memcpy to void in stream_buffer.c to avoid compiler warnings when the warning level is turned up. Remove duplicate comment in heap_1.c. Richard Barry 2018-08-29 15:43:41 +00:00
• 0d6e3df7ec Minor updates to fix issues with the Segger kernel aware plug since V10.1.0. Richard Barry 2018-08-28 18:10:42 +00:00
• 9bda04b472 Fix build issues in the FreeRTOS_Plus_TCP_Minimal_Windows_Simulator project: + Set configENABLE_BACKWARD_COMPATIBILITY to 1 in FreeRTOSConfig.h to account for the fact that a member of the List_t structure has been renamed. + Provide a dummy implementation of ulApplicationGetNextSequenceNumber() to prevent linker warnings. Richard Barry 2018-08-28 16:58:21 +00:00
• 893db45834 Changes required for the IAR StateViewer plug-in to work with FreeRTOS V10.1.0. Richard Barry 2018-08-27 23:11:28 +00:00
• b0ce1f61c9 Move some variables from function scope back to being file scope for the benefit of some kernel aware debuggers that were left working in a non-functioning mode after the V10.1.0 release - not last change for this purpose. Richard Barry 2018-08-27 21:59:26 +00:00
• 1068b3c08c V10.1.0 Richard Barry 2018-08-23 00:27:30 +00:00
• a11b1a494d FreeRTOS+UDP was removed in FreeRTOS V10.1.0 as it was replaced by FreeRTOS+TCP, which was brought into the main download in FreeRTOS V10.0.0. FreeRTOS+TCP can be configured as a UDP only stack, and FreeRTOS+UDP does not contain the patches applied to FreeRTOS+TCP. Richard Barry 2018-08-23 00:00:20 +00:00
• 3a1631fda3 Update copyright date ready for tagging V10.1.0. Richard Barry 2018-08-22 23:23:03 +00:00
• bdb088e66f Fix some build issues in older kernel demo projects. Richard Barry 2018-08-22 21:29:21 +00:00
• fb9de58f56 Update version numbers in preparation for a new release. Richard Barry 2018-08-21 19:50:48 +00:00
• 722ca8fb2b Update demo project for Tensilita - work in progres.. Add support for POSIX style errno - work in progress. Richard Barry 2018-08-21 19:37:04 +00:00
• 78d20e2854 Only include the static definition of freertos_tasks_c_additions_init if FREERTOS_TASKS_C_ADDITIONS_INIT is defined, matching the guide used to include the function's prototype. Richard Barry 2018-08-20 15:08:35 +00:00
• 56dc0dd9b4 Merge bug fixes from Cadence Gaurav Aggarwal 2018-08-07 07:21:07 +00:00
• f6cbf20019 Update RISC-V project to used official port stubs in place of third party port. Richard Barry 2018-07-07 21:54:41 +00:00
• 3bfc32d444 Add stubs for official RISC-V RV32 port. Richard Barry 2018-07-07 21:47:31 +00:00
• d525d5092d Update trace recorder code. Add TCP Echo server to the FreeR_Plus_TCP_Minimal_Window_Simulator project. Richard Barry 2018-07-02 22:29:02 +00:00
• f7fc215247 Update stream buffer tests to try resetting a statically allocated stream buffer before deleting it (tests fix in code). Update trace recorder library. Richard Barry 2018-07-02 21:58:28 +00:00
• 0887713969 Fix issues whereby vStreamBufferReset() clobbered the flag that indicated the stream buffer was statically allocated. Richard Barry 2018-06-20 21:21:55 +00:00
• 9119e1e0e3 Add starting point for IGLOO2 RISV-V demo project. Richard Barry 2018-06-20 21:18:14 +00:00
• 483f4a8c4b Small change to the directory name in which the RISC-V port is stored. Richard Barry 2018-06-20 21:15:04 +00:00
• 3d8d2f3cc8 Add RISCV port layer. Richard Barry 2018-06-20 19:21:18 +00:00
• 10eea4aded Remove period from the URL that links to the web page that describes the FreeRTOSConfig.h parameters. Richard Barry 2018-06-15 00:03:20 +00:00
• c4b1afc4ef Add Xtensa port Gaurav Aggarwal 2018-06-14 19:43:17 +00:00
• 7d92e4dd8f Sync with TCP version from AWS, including: + Add FreeRTOS_UpdateMACAddress(). + Fix bug in lTCPWindowRxCheck() that manifested itself when flooded with lots of very small packets. Richard Barry 2018-06-13 21:16:22 +00:00
• d6fcd5dbba Add the option to specify a stack size in the standard demo MessageBuffer tests. Add stream and message buffer tests into the Zynq demo project. Richard Barry 2018-06-13 16:50:16 +00:00
• 4fbcdbf13b Fix misra violations in queue.c by introducing a union that allows the correct data types to be used in place of void *, then tidy up where the union is used. Richard Barry 2018-06-11 18:51:53 +00:00
• 4a8c4c9eaf TimerHandle_t is now type safe instead of void *. Remove casts that are no longer required not type safe handles are used. Richard Barry 2018-06-11 04:43:12 +00:00
• 3d8681de9e Continue updating to MISRA 2012 from 2004 - currently working on queue.c and committing as working copy prior to making larger change. Change QueueHandle_t to be typesafe from void *. Change StreamBuffer_t to be typesafe from void *. Richard Barry 2018-06-11 01:56:32 +00:00
• 7a9f453f96 Remove casts from EventGroupHandle_t to EventGroup_t, and corresponding lint comments, which are not required now EventGroupHandle_t is type safe. Fix the prototype of prvTimerCallback() in the MPU simulator demo (caught due to the new type safety in tasks.c). Richard Barry 2018-06-04 04:02:57 +00:00
• 390fb06b49 First pass at updating from MISRA 2004 to MISRA 2012: Updated pvContainer member of list items to List_t * rather than void * as they are always contained in a list if anywhere. Made EventGroupHandle_t typesafe pointer to forward referenced struct rather than void pointer. Made TaskHandle_t typesafe pointer to forward referenced struct, rather than a void pointer. Richard Barry 2018-06-03 22:57:46 +00:00
• 5bebf10fa4 Minor updates to comments only. Richard Barry 2018-05-17 17:50:14 +00:00
• 585b16a39f Update definition of StaticTimer_t so its size is correct on MSP403X large memory model builds. Richard Barry 2018-05-07 16:31:50 +00:00
• d30249789b Previously the MPSoC Cortex-A53 demo was updated to the latest Xilinx SDK tools to the point where it was building, but not tested. This check in modifies the project files slightly following testing. Richard Barry 2018-05-04 15:06:50 +00:00
• 26d8c76996 Update Zynq, MPSoc Cortex-A53 and MPSoc Cortex-R5 demo projects to build with the 18.1 version of the Xilinx SDK - building BUT NOT YET TESTED. Richard Barry 2018-05-02 04:04:54 +00:00
• a3148ba638 xTaskGenericNotify() now sets xYieldPending to pdTRUE even when the 'higher priority task woken' parameter is provided - making its behaviour consistent with event objects. Ensure tasks that are blocked indefinitely on a direct to task notification return their state as eBlocked, previously was returned as eSuspended - making its behaviour consistent with event objects. Fix typo in stream_buffer.c where "size_t xBytesAvailable ); PRIVILEGED_FUNCTION" had the semicolon in the wrong place. Add testing of Stream Buffers to the AbortDelay.c tests. Guard inclusion of C code when FreeRTOSConfig.h is included from an assembly file in the ARM7_LPC2129_IAR demo. Fix minor typos in the Windows demo comment blocks. Richard Barry 2018-04-29 18:15:38 +00:00
• 025088c280 Fix regressions introduced by introduction of configMESSAGE_BUFFER_LENGTH_TYPE constant - specifically enabling big endian support and updates to xStreamBufferNextMessageLengthBytes. Richard Barry 2018-03-15 18:31:02 +00:00
• 3ec86b7a98 Introduce sbBYTES_TO_STORE_MESSAGE_LENGTH to allow the number of bytes used to hold a message length in a message buffer to be reduced if 4 bytes is always too many (save a little RAM). Richard Barry 2018-03-15 15:51:22 +00:00