Maxim De Clercq
b4005374c7
fix: make vPortYield weak in ARM_CRx_No_GIC port ( #1414 )
...
Mark vPortYield as a weak symbol so chips with a dedicated software
interrupt register can substitute their own yield trigger.
Default behaviour is unchanged when no strong override is linked.
Signed-off-by: Maxim De Clercq <maximdeclercq00@gmail.com>
2026-05-25 18:28:54 -07:00
..
2024-02-26 09:26:42 -08:00
2024-11-01 10:09:49 -07:00
2024-02-26 09:26:42 -08:00
2024-02-26 09:26:42 -08:00
2024-11-04 16:35:52 +05:30
2025-01-22 17:00:50 -08:00
2025-01-13 14:48:10 -08:00
2024-04-08 17:50:55 -07:00
2024-04-08 17:50:55 -07:00
2025-09-09 14:25:42 +08:00
2024-11-04 16:35:52 +05:30
2025-09-09 14:25:42 +08:00
2025-09-09 14:25:42 +08:00
2024-11-04 16:35:52 +05:30
2024-11-04 16:35:52 +05:30
2026-04-16 14:18:23 -07:00
2026-04-03 00:10:12 +00:00
2026-04-16 14:18:23 -07:00
2026-04-03 00:10:12 +00:00
2026-04-16 14:18:23 -07:00
2026-04-03 00:10:12 +00:00
2026-04-16 14:18:23 -07:00
2026-04-03 00:10:12 +00:00
2026-04-16 14:18:23 -07:00
2026-04-03 00:10:12 +00:00
2026-04-16 14:18:23 -07:00
2026-04-03 00:10:12 +00:00
2024-11-04 16:35:52 +05:30
2026-02-11 10:18:55 +05:30
2026-01-29 17:28:28 -08:00
2026-05-25 18:28:54 -07:00
2026-04-16 14:18:23 -07:00
2026-04-03 00:10:12 +00:00
2024-02-26 09:26:42 -08:00
2024-11-01 10:09:49 -07:00
2021-09-14 19:25:46 -07:00
2021-09-14 19:25:46 -07:00
2024-02-26 09:26:42 -08:00
2024-02-26 09:26:42 -08:00
2024-02-26 09:26:42 -08:00
2024-02-26 09:26:42 -08:00
2024-09-09 12:54:38 +05:30
2021-06-30 15:07:55 -07:00
2024-02-26 09:26:42 -08:00
2024-02-26 09:26:42 -08:00
2024-02-26 09:26:42 -08:00
2024-02-26 09:26:42 -08:00
2024-02-26 09:26:42 -08:00
2024-02-26 09:26:42 -08:00
2024-02-26 09:26:42 -08:00
2026-04-15 16:45:01 +00:00
2024-10-15 11:09:45 +05:30
2024-11-04 16:35:52 +05:30
2024-11-04 16:35:52 +05:30
2024-11-04 16:35:52 +05:30
2024-11-04 16:35:52 +05:30
2024-11-04 16:35:52 +05:30
2024-02-26 09:26:42 -08:00
2024-02-26 09:26:42 -08:00