Logo
Explore Help
Sign In
epagris/FreeRTOS-Kernel
1
0
Fork 1
You've already forked FreeRTOS-Kernel
mirror of https://github.com/FreeRTOS/FreeRTOS-Kernel.git synced 2025-07-16 10:06:17 +02:00
Code Issues Packages Projects Releases Wiki Activity
FreeRTOS-Kernel/FreeRTOS/Source/portable/GCC/RISC-V-RV32
History
Richard Barry db750d0c82 Update RSIC-V port layer after testing saving and receiving of chip specific registers.
2018-12-30 23:11:40 +00:00
..
CLINT_no_extensions
Move the RISC-V pxPortInitialiseStack() implementation to the assembly port file from the C port file so it can have access to the number of chip specific registers it needs to save space for on the stack.
2018-12-30 20:00:43 +00:00
Pulpino_Vega_RV32M1RM
Update RSIC-V port layer after testing saving and receiving of chip specific registers.
2018-12-30 23:11:40 +00:00
port.c
Move the RISC-V pxPortInitialiseStack() implementation to the assembly port file from the C port file so it can have access to the number of chip specific registers it needs to save space for on the stack.
2018-12-30 20:00:43 +00:00
portASM.S
Update RSIC-V port layer after testing saving and receiving of chip specific registers.
2018-12-30 23:11:40 +00:00
portmacro.h
Save changes to the RISC-V port layer before making changes necessary to support pulpino too:
2018-12-16 20:21:29 +00:00
Powered by Gitea Version: 1.23.8 Page: 703ms Template: 53ms
English
English
Licenses API